IBM just packed 100 billion transistors onto a chip smaller than anyone thought possible just a few years ago.



  • IBM pushes transistor density below the dreaded nanometer barrier
  • NanoStack abandons flat chip designs in favor of vertical transistor stacking
  • The prototype offered 50% more performance during the IBM laboratory testing phases

IBM has unveiled what it describes as the world’s first sub-1nm chip technology, packing nearly 100 billion transistors on a surface the size of a fingernail.

The advancement revolves around a new 3D NanoStack architecture that brings transistor scaling to the 0.7 nm or 7 angstrom era.



Leave a Comment

Your email address will not be published. Required fields are marked *